Abstract
INTRODUCTION
High-performance low-cost physical (PHY) layer ICs are essential for the successful implementation of next generation 40 Gb/s optical communication systems. To realize an advantage over current wavelength-division-multiplexing (WDM) technology, these data rates must be achieved at the single-channel level. This prerequisite imposes significant technological demands on the front-end electro-optical interface (EOI) components.
Modulator drivers are a case in point. Not only must they operate at the high-data rates, but they must deliver high voltage levels as well. For conventional Mach-Zehnder (MZ) or electroabsorption (EA) devices to achieve adequate extinction ratios and thus reach, these modulators must be driven by signals having a swing of at least 3 to 5 V per side. For 40 Gb/s driver applications, the only devices that have so far demonstrated the requisite characteristics are GaAs PHEMTs and InP D-HBTs [I] . SiGe HBTs With.fT values up to 210 GHz have also been suggested -owing to their reproducibility, high yield and low cost [ 2 ] . However, there are significant concerns regarding their long term reliability because they exhibit breakdown at 2 V, operate at high current densities (>6 mA/pm2) and suffer from significant selfheating at peak,fT bias [3, 4] .
To date, almost all of the reported 40 Gb/s modulator drivers are based on AlGaAdInGaAs PHEMTs with gate lengths in the range of 0.1 to 0.2 pni [5,6]. In spite of its low .fT of approximately 100 GHz, this technology is by far the most attractive for this application. In addition to its high breakdown and Anax of approximately 200 GHz, it has proven yield and reliability, and there exists the capacity to produce 6" wafers. To overcome the fT limitation, however, the driver must be based on a distributed amplifier topology with cascode gain stages. Not only does this extend the 0-7803-7447-9/02/$17.0002002 IEEE high-frequency performance of the device, but it ensures good broadband inpdoutput impedance matching, while achieving the required output swing.
In this paper, the first fidl-featured differential 40 Gb/s GaAs PHEMT modulator driver is presented. It consists of a lumped predriver circuit followed by a 5-stage distributed amplifier (DA). Compared to previously reported 40 Gb/s drivers, the latter section of the present design is based on a differential distributed limiting architecture, rather than the more conventional single-ended linear approach. As a result, the circuit can significantly exceed its small-signal bandwidth when operated under large-signal conditions. The limiting architecture also simplifies the inclusion of output swing control, DC output offset control, and pulse width control.
DEVICE MODELLING
Unlike conventional linear drivers, which are based on a relatively small number of device geometries operated in saturation, the differential limiting architecture calls for a nonlinear device model that scales accurately over a wide range of gate widths and bias levels. In order to develop a realistic specification for the driver's performance, it should scale with temperature as well. To this end, a fully scalable nonlinear model based on Agilent's EEHEMTrM was extracted. The nominal model values were derived from S-parameters and DC-IV curves over five different gate widths using conventional techniques for both the extrinsic and intrinsic circuit elements. By carefully adjusting the model parameters based on the five extractions, it is possible to obtain good agreement over all possible gate geometries.
As an example of the quality of the extracted model, Fig Over the entire range, the measured and modelled results are no more than 10% apart. The temperature dependence in the model has been extracted empirically from device measurements made at 18 "C and 100 "C. , . 
CIRCUIT DESIGN
A block diagram of the QT3055 differential limiting driver is shown in Figure 4 . It includes three amplifier blocks, namely a lumped input amplifier, a lumped middle-stage amplifier and a distributed amplifier block, all of which operate from a single -5.2 V supply. The lumped amplifier blocks, as well as the distributed amplifier sections all consist of a double source follower stage with level-shifting diodes and a differential inverter. To enable the modulator to achieve its optimal performance, the driver also includes variable output amplitude (VOA), variable EA modulator offset (VEA) and adjustable pulse width control.
The input stage features on-chip 50 R resistors to provide good input match and is self-biased at a level of 4 V. For 0.5 V, , , this stage provides an output swing of 1 .O V, , per side. This signal is then amplified and limited to 1.4 VP-, per side by the middle stage. To avoid any reflections with the DA, the middle limiter is loaded with resistors that are matched to the characteristic impedance of the DA's input transmission lines. A common-mode resistor is used to provide level shifting for the DA. This arrangement is shown in Figure 5 . The middle stage inverter also includes elements for varying the output amplitude and pulse width. The fornier is achieved by adjusting the level supplied to the gate of the inverter current source via the VOA input. The pulse width control feature is implemented using a second differential pair connected in parallel with the middle-stage inverter. By default, the DCAP and DCAN pads are biased at the same level and sink equivalent amounts of current. Unbalancing them will introduce a DC offset between the middle-stage output signals and if the two signals are then hard-limited, the effect is to lengthen the high pulse in relation to the low pulse (or vice versa). This pulse width control scheme only works if the rise/fall time is commensurate with the pulse period and if it is applied between two limiting circuits (in this case the middle-stage and DA).
Although the 0.1-0.2 pm gate-length GaAs PHEMT has a gate-to-drain breakdown voltage of approximately -6 V, its .fT of 110 GHz and maximum available gain (MAG) of 13 dB at 50 GHz make it, at best, a marginal device for 40 Gb/s applications. For a DC-coupled circuit matched to 50 R and having an output swing of 3 Vp+, per side, the required modulation current is 120 mAp-p. While it inay be possible to achieve this specification using a lumped output stage at 10 Gb/s [7] , the RC time constant is simply too high for 40 Gb/s. The only alternative is to use a distributed amplifier configuration. Not only will this mitigate the size versus speed constraint, but it also has the added benefit of excellent output return loss. To extend the bandwidth further, the distributed amplifier block is designed to operate in f f a limiting mode. This allows the driver to accommodate data rates significantly beyond that predicted by its smallsignal bandwidth. Such an approach has proved successful for 10 Gb/s drivers [SI.
The block diagram of the 5-stage differential limiting distributed amplifier is shown in Figure 6 with the adjustable current control and DC offset control elements of each stage shown in Figure 7 . The distributed amplifier has an overall gain of approximately 7 dB per side and limits the output swing to a maximum of 3 V per side. The control elements are distributed in each stage of the DA so that the parasitic capacitance of the control transistors is absorbed by the output transmission lines. The DC offset control, which consists of a high-impedance cascoded differential pair, is designed to draw current through the DA loads and thus lower the DC output level. The amount is controlled by the level applied to the VEA pad. The adjustable bias current is controlled from the VOA pad and operates on the same principle as, and in conjuction with, the middle stage amplitude control feature. Both techniques have been applied previously for 10 Gb/s EA modulator drivers [9] .
FABRICATION
The die, shown in Figure 8 , has dimensions of 1.95 x 3.99 inm2 and was fabricated by Fujitsu Quantum Devices Limited using a 0.15 pin AlGaAdInGaAs PHEMT process. The substrate height is 28 pin, and with an additional 32 pm of backside metal, the IC has a total thickness of 60 pin. The process features one metal layer, an underpass layer, through-wafer vias, interdigital PHEMTs and Schottky diodes, epitaxial resistors (1 10 Q/U), and MIM capaci- tors. The circuit itself has 240 transistors and includes onchip bias decoupling filters.
MEASUREMENT RESULTS
The complete driver exhibits an overall small-signal gain of 16 dB per side when DC-coupled to an EA modulator and external 50 R load, and consumes 2.8 W . The measured and simulated single-ended input and output return loss are shown in Figure 9 . The results indicate excellent agreement with simulations and better than 10 dB return loss from 0 to 50 GHz. The die also exhibits 60 dB isolation up to 35 GHz. Figure 10 presents the measured 40 Gb/s eye-diagrams for a ? -l PRBS pattern. The output swing is 3.0 V, , per side for a differential input signal having 0.7 Vp-p per side. It should be noted that a good portion of the jitter evident in Figure 10 can be traced to the clock signal that is used to synchronize the oscilloscope. The eye-closure is partly a result of inadequate bandwidth in the measurement setup, which is only 17 GHz (two 12", 2.4 mn cables and a pair of 65 GHz GGB probes). The output swing is controllable between 1.7 Vp-p per side and 3.0 Vp-p per side. A duty cycle variation of 30% to 70% is also achieved. The output DC offset can be varied between -0.15 and -1.1 V .
CONCLUSION
A differential distributed limiting EA modulator driver IC using 0.15 pm GaAs PHEMTs has been designed and fabricated for optical transmission systems operating at data rates in the 39.8 to 42.8 Gb/s range. The IC achieves 3 Vp-p per side and features output swing control, DC off- set control and pulse width control. It promises to be a valuable component for the implementation of 40 Gb/s optical communication systems.
